Writing Testbenches using SystemVerilog
ፌብ 2007 · Springer Science & Business Media
2.5star
4 ግምገማዎችreport
ኢ-መጽሐፍ
412
ገጾች
reportየተሰጡት ደረጃዎች እና ግምገማዎች የተረጋገጡ አይደሉም የበለጠ ለመረዳት
ስለዚህ ኢ-መጽሐፍ
If you survey hardware design groups, you will learn that between 60% and 80% of their effort is dedicated to verification. This may seem unusually large, but I include in "verification" all debugging and correctness checking activities, not just writing and running testbenches. Every time a hardware designer pulls up a waveform viewer, he or she performs a verification task. With today’s ASIC and FPGA sizes and geometries, getting a design to fit and run at speed is no longer the main challenge. It is to get the right design, working as intended, at the right time. Unlike synthesizable coding, there is no particular coding style nor language required for verification. The freedom of using any l- guage that can be interfaced to a simulator and of using any features of that language has produced a wide array of techniques and approaches to verification. The continued absence of constraints and historical shortage of available expertise in verification, c- pled with an apparent under-appreciation of and under-investment in the verification function, has resulted in several different ad hoc approaches. The consequences of an informal, ill-equipped and understaffed verification process can range from a non-functional design requiring several re-spins, through a design with only a s- set of the intended functionality, to a delayed product shipment.
ደረጃዎች እና ግምገማዎች
2.5
4 ግምገማዎች
ለዚህ ኢ-መጽሐፍ ደረጃ ይስጡ
ምን እንደሚያስቡ ይንገሩን።
የንባብ መረጃ
ዘመናዊ ስልኮች እና ጡባዊዎች
የGoogle Play መጽሐፍት መተግበሪያውን ለAndroid እና iPad/iPhone ያውርዱ። ከእርስዎ መለያ ጋር በራስሰር ይመሳሰላል እና ባሉበት የትም ቦታ በመስመር ላይ እና ከመስመር ውጭ እንዲያነቡ ያስችልዎታል።
ላፕቶፖች እና ኮምፒውተሮች
የኮምፒውተርዎን ድር አሳሽ ተጠቅመው በGoogle Play ላይ የተገዙ ኦዲዮ መጽሐፍትን ማዳመጥ ይችላሉ።
ኢሪደሮች እና ሌሎች መሳሪያዎች
እንደ Kobo ኢ-አንባቢዎች ባሉ ኢ-ቀለም መሣሪያዎች ላይ ለማንበብ ፋይል አውርደው ወደ መሣሪያዎ ማስተላለፍ ይኖርብዎታል። ፋይሎቹን ወደሚደገፉ ኢ-አንባቢዎች ለማስተላለፍ ዝርዝር የእገዛ ማዕከል መመሪያዎቹን ይከተሉ።
