Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method

· · ·
· Springer Science & Business Media
3.0
1 جائزہ
ای بک
211
صفحات
درجہ بندیوں اور جائزوں کی تصدیق نہیں کی جاتی ہے  مزید جانیں

اس ای بک کے بارے میں

Standardization of hardware description languages and the availability of synthesis tools has brought about a remarkable increase in the productivity of hardware designers. Yet design verification methods and tools lag behind and have difficulty in dealing with the increasing design complexity. This may get worse because more complex systems are now constructed by (re)using Intellectual Property blocks developed by third parties. To verify such designs, abstract models of the blocks and the system must be developed, with separate concerns, such as interface communication, functionality, and timing, that can be verified in an almost independent fashion. Standard Hardware Description Languages such as VHDL and Verilog are inspired by procedural `imperative' programming languages in which function and timing are inherently intertwined in the statements of the language. Furthermore, they are not conceived to state the intent of the design in a simple declarative way that contains provisions for design choices, for stating assumptions on the environment, and for indicating uncertainty in system timing.
Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method presents a description methodology that was inspired by Timing Diagrams and Process Algebras, the so-called Hierarchical Annotated Diagrams. It is suitable for specifying systems with complex interface behaviors that govern the global system behavior. A HADD specification can be converted into a behavioral real-time model in VHDL and used to verify the surrounding logic, such as interface transducers. Also, function can be conservatively abstracted away and the interactions between interconnected devices can be verified using Constraint Logic Programming based on Relational Interval Arithmetic.
Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method is ofinterest to readers who are involved in defining methods and tools for system-level design specification and verification. The techniques for interface compatibility verification can be used by practicing designers, without any more sophisticated tool than a calculator.

درجہ بندی اور جائزے

3.0
1 جائزہ

اس ای بک کی درجہ بندی کریں

ہمیں اپنی رائے سے نوازیں۔

پڑھنے کی معلومات

اسمارٹ فونز اور ٹیب لیٹس
Android اور iPad/iPhone.کیلئے Google Play کتابیں ایپ انسٹال کریں۔ یہ خودکار طور پر آپ کے اکاؤنٹ سے سینک ہو جاتی ہے اور آپ جہاں کہیں بھی ہوں آپ کو آن لائن یا آف لائن پڑھنے دیتی ہے۔
لیپ ٹاپس اور کمپیوٹرز
آپ اپنے کمپیوٹر کے ویب براؤزر کا استعمال کر کے Google Play پر خریدی گئی آڈیو بکس سن سکتے ہیں۔
ای ریڈرز اور دیگر آلات
Kobo ای ریڈرز جیسے ای-انک آلات پر پڑھنے کے لیے، آپ کو ایک فائل ڈاؤن لوڈ کرنے اور اسے اپنے آلے پر منتقل کرنے کی ضرورت ہوگی۔ فائلز تعاون یافتہ ای ریڈرز کو منتقل کرنے کے لیے تفصیلی ہیلپ سینٹر کی ہدایات کی پیروی کریں۔