Graphene and VLSI Interconnects

Cher-Ming Tan · Udit Narula · Vivek Sangwan

2021年11月 · CRC Press

電子書

126

頁

符合資格

評分和評論未經驗證瞭解詳情

關於本電子書

Copper (Cu) has been used as an interconnection material in the semiconductor industry for years owing to its best balance of conductivity and performance. However, it is running out of steam as it is approaching its limits with respect to electrical performance and reliability. Graphene is a non-metal material, but it can help to improve electromigration (EM) performance of Cu because of its excellent properties. Combining graphene with Cu for very large-scale integration (VLSI) interconnects can be a viable solution. The incorporation of graphene into Cu allows the present Cu fabrication back-end process to remain unaltered, except for the small step of “inserting” graphene into Cu. Therefore, it has a great potential to revolutionize the VLSI integrated circuit (VLSI-IC) industry and appeal for further advancement of the semiconductor industry. This book is a compilation of comprehensive studies done on the properties of graphene and its synthesis methods suitable for applications of VLSI interconnects. It introduces the development of a new method to synthesize graphene, wherein it not only discusses the method to grow graphene over Cu but also allows the reader to know how to optimize graphene growth, using statistical design of experiments (DoE), on Cu interconnects in order to obtain good-quality and reliable interconnects. It provides a basic understanding of graphene–Cu interaction mechanism and evaluates the electrical and EM performance of graphenated Cu interconnects.

關於作者

Cher-Ming Tan is Director of the Center for Reliability Sciences and Technologies (CReST) and a professor at the Department of Electronic Engineering as well as the Institute of Radiation Research, College of Medicine, Chang Gung University, Taoyuan, Taiwan. He is an honorary chair professor at the Center of Reliability Engineering, Ming Chi University of Technology, New Taipei, Taiwan, and a researcher at the Department of Urology, Chang Gung Memorial Hospital, Taoyuan, Taiwan. He earned his PhD (1992) in Electrical Engineering from the University of Toronto, Ontario, Canada. He joined Nanyang Technological University, Singapore, as a faculty member in 1997 and Chang Gung University in 2014. His research interests include materials analysis, failure analysis, reliability of electronics devices, reliability of system, reliability statistics, modeling, and simulation.
Udit Narula is a postdoctoral research fellow at CReST. He completed his BTech (2011) from Maharshi Dayanand University, Haryana, India, and MTech (2013) from Amity University, Noida, India. He earned his PhD (2018) from the Department of Electronic Engineering, Chang Gung University. His research interests include graphene-based ULSI interconnects, graphene synthesis methods, and component/system reliability analysis and statistics.
Vivek Sangwan is a postdoctoral research fellow at CReST. He completed his BTech (2012) from Dr. A. P. J. Abdul Kalam Technical University, Lucknow, India, and MTech (2014) from Amity University. He earned his PhD (2019) from the Department of Electronic Engineering, Chang Gung University. His research interests include failure and reliability analysis of electronic devices, DoE, and design and simulation of 3D models.