Circuit Synthesis with VHDL
Roland Airiau · Jean-Michel Bergé · Vincent Olive
2012-12 · The Springer International Series in Engineering and Computer Science 261 knyga · Springer Science & Business Media
5,0star
1 apžvalgareport
El. knyga
221
Puslapiai
reportĮvertinimai ir apžvalgos nepatvirtinti. Sužinokite daugiau
Apie šią el. knygą
One of the main applications of VHDL is the synthesis of electronic circuits. Circuit Synthesis with VHDL is an introduction to the use of VHDL logic (RTL) synthesis tools in circuit design. The modeling styles proposed are independent of specific market tools and focus on constructs widely recognized as synthesizable by synthesis tools.
A statement of the prerequisites for synthesis is followed by a short introduction to the VHDL concepts used in synthesis. Circuit Synthesis with VHDL presents two possible approaches to synthesis: the first starts with VHDL features and derives hardware counterparts; the second starts from a given hardware component and derives several description styles. The book also describes how to introduce the synthesis design cycle into existing design methodologies and the standard synthesis environment.
Circuit Synthesis with VHDL concludes with a case study providing a realistic example of the design flow from behavioral description down to the synthesized level.
Circuit Synthesis with VHDL is essential reading for all students, researchers, design engineers and managers working with VHDL in a synthesis environment.
A statement of the prerequisites for synthesis is followed by a short introduction to the VHDL concepts used in synthesis. Circuit Synthesis with VHDL presents two possible approaches to synthesis: the first starts with VHDL features and derives hardware counterparts; the second starts from a given hardware component and derives several description styles. The book also describes how to introduce the synthesis design cycle into existing design methodologies and the standard synthesis environment.
Circuit Synthesis with VHDL concludes with a case study providing a realistic example of the design flow from behavioral description down to the synthesized level.
Circuit Synthesis with VHDL is essential reading for all students, researchers, design engineers and managers working with VHDL in a synthesis environment.
Įvertinimai ir apžvalgos
5,0
1 apžvalga
Įvertinti šią el. knygą
Pasidalykite savo nuomone.
Skaitymo informacija
Išmanieji telefonai ir planšetiniai kompiuteriai
Įdiekite „Google Play“ knygų programą, skirtą „Android“ ir „iPad“ / „iPhone“. Ji automatiškai susinchronizuojama su paskyra ir jūs galite skaityti tiek prisijungę, tiek neprisijungę, kad ir kur būtumėte.
Nešiojamieji ir staliniai kompiuteriai
Galite klausyti garsinių knygų, įsigytų sistemoje „Google Play“ naudojant kompiuterio žiniatinklio naršyklę.
El. knygų skaitytuvai ir kiti įrenginiai
Jei norite skaityti el. skaitytuvuose, pvz., „Kobo eReader“, turite atsisiųsti failą ir perkelti jį į įrenginį. Kad perkeltumėte failus į palaikomus el. skaitytuvus, vadovaukitės išsamiomis pagalbos centro instrukcijomis.
